Abstract-In this letter, a top-gated field-effect device (FED) manufactured from monolayer graphene is investigated. Except for graphene deposition, a conventional top-down CMOScompatible process flow is applied. Carrier mobilities in graphene pseudo-MOS structures are compared to those obtained from the top-gated Graphene-FEDs. The extracted values exceed the universal mobility of silicon and silicon-on-insulator MOSFETs.
I. INTRODUCTION
M OORE'S LAW, the scaling rule of thumb turned dogma, has dictated ambitious innovation cycles in silicon technology over the last four decades [1] , [2] . Along the way, it has provided the fundamental CMOS technology for today's global information society. While the end of silicon has been predicted a number of times for technological reasons, it has not only persevered but is in fact set to remain the driving technology for at least 15 more years. Even beyond this silicon horizon, a demise of CMOS technology is unlikely. Instead, a range of add-on technologies is envisioned to boost the silicon workhorse.
One of the most promising future options to enhance silicon is the introduction of carbon-based electronics [3] . In recent years, intriguing electrical properties have been found in carbon nanotubes (CNTs) [4] . The major disadvantage of CNTs, however, is their random distribution, which clearly hampers their utilization as a replacement for silicon as a substrate. This leaves two options for carbon-electronics: either selforganization methods for CNTs or carbon "substrates," thin layers with similar properties to CNTs. Two-dimensional carbon sheets of single and few layers (graphene) have only recently been demonstrated to be thermodynamically stable [5] . Monolayer graphene consists of sp 2 -bonded carbon atoms arranged in a dense honeycomb crystal structure. It is a semimetal with an extremely small overlap between the valence and the conduction band (zero-gap material). In its 3-D graphite structure, graphene sheets are weakly coupled between the layers with van der Waals forces. The 2-D nature of graphene has been confirmed by experimental observation of the quantum Hall effect [6] . Excellent electronic properties with reported carrier mobilities between 3000 and 27 000 cm 2 /V · s make it an extremely promising material for future nanoelectronic devices [5] , [7] . The carrier transport in graphene takes place in the π-orbitals perpendicular to the surface [8] , and the extraordinary transport properties have been attributed to a single spatially quantized subband populated by electrons with a mass of m e ≈ 0.06m 0 or by light and heavy holes with masses of m h ≈ 0.03m 0 and m h ≈ 0.1m 0 [5] . With a mean-free path for carriers of L = 400 nm at room temperature, ballistic devices seem feasible, even at relaxed feature sizes compared to the state-of-the-art CMOS technology. The major advantage of graphene over CNTs is its planar form, which generally allows for highly developed topdown CMOS-compatible process flows.
So far, experimental data have been mainly obtained from mono-or few-layer graphene on oxidized silicon wafers (graphene-on-insulator) or decomposed intrinsic silicon carbide [5] - [7] . Here, the so-called pseudo-MOS structures have been investigated where the surface of the graphene has been left uncovered. This is not a realistic device situation since a graphene transistor would require an insulator and an electrode on top of the graphene. In contrast to the previous work on back-gated graphene, a top-gated graphene field-effect device (Graphene-FED) is presented in this letter. The effect of the top gate on carrier transport is studied. In addition, the carrier mobility in graphene is compared to the universal mobility of silicon and to the literature data of ultrathin body silicon-on-insulator (SOI) devices.
II. EXPERIMENT P-type silicon wafers (100) with a boron doping concentration of N A = 10 15 cm −3 have been thermally oxidized to a SiO 2 thickness of t ox = 300 nm. Graphene has then been deposited onto the silicon dioxide according to the method described in [5] and visually inspected to identify a suitable few-layer graphene flake. Titanium (Ti)/gold (Au) contacts have been evaporated after optical lithography and structured by lift-off. Next, electron beam lithography has been used to define a gate electrode on top of the graphene. Finally, a gate stack of silicon dioxide (20 nm), Ti (10 nm), and Au (100 nm) has been evaporated followed once again by a lift-off process. A scanning electron microscope (SEM) image of the FED is shown in Fig. 1 . The graphene flake has a total length from source to drain of L = 7.3 µm, a width of W = 265 nm at the gate region, and a gate length of L = 500 nm. A graphene thickness of t = 1.5 nm has been determined by the atomic force microscopy after electrical characterization. Raman spectroscopy of the FED (not shown) has identified the presence of a single graphene layer, as it exhibits the characteristic trait of monolayer graphene first published in [9] . Fig. 2 compares the back-gate transfer characteristics (log I d -V bg ) of the Graphene-FED before and after fabrication of the top gate. A constant source-drain voltage of V ds = 100 mV has been applied, and the back-gate field has been swept from E bg = −3.5 MV/cm to E bg = 3.5 MV/cm while measuring the drain current through the graphene layer. Without a top gate, the electrical field applied by the back gate modulates the drain current by almost one order of magnitude (Fig. 3, black dots) . Potentially, the gate modulation can be improved by using nanoribbons [10] or bilayer graphene [11] with a larger band gap than the semimetallic monolayer graphene. While the ambipolar behavior is observed, the hole conduction is favored over the electron conduction: Negative back-gate fields result in higher drain-current modulation compared to positive back-gate fields. The reason is not clearly identified but may be attributed to chemical doping by adsorbants during processing and handling of the sample [12] . This is also believed to cause the shift of the current minimum toward positive E bg .
III. RESULTS AND DISCUSSION
Carrier mobilities have been calculated based on a Graphene-FED width of W = 265 nm (Fig. 1) using the equation n s = ε ox * V G /(q * t ox ) for determining the charge carrier density n s , with silicon dioxide permittivity ε ox , gate voltage V G , electron charge q, and silicon dioxide thickness t ox . A value of ε g = 2.4 has been used for the dielectric constant of graphene [13] . Furthermore, the unsymmetrical position of the minimum current in Fig. 2 has been taken into account. The charge carrier mobilities in the uncovered graphene at an effective field of E eff = ε ox /ε g * E bg = 0.4 MV/cm are estimated to be µ h = 4790 cm 2 /V · s and µ e = 4780 cm 2 /V · s. The lower curve in Fig. 2 shows the back-gate modulation after the top-gate deposition. The top-gate potential has been kept floating during this measurement. A considerable decrease in the drain current is observed compared to the uncovered graphene. In addition, the current modulation through the back gate is reduced by the top gate.
After the deposition of the top gate, mobility values of µ h = 710 cm 2 /V · s and µ e = 530 cm 2 /V · s at E eff = 0.4 MV/cm and room temperature have been achieved. This reduction compared to the uncovered graphene is attributed to the participation of the top π-orbitals to van der Waals bonds to the silicon dioxide. This is in accordance with [8] , where it was proposed that the graphene π-orbitals contributing to the van der Waals bonds have less overlap and thus result in reduced conductivity. Compared to the silicon transistors with their universal mobilities of µ h = 95 cm 2 /V · s and µ e = 490 cm 2 /V · s at 0.4 MV/cm [14] , these values are very promising for CMOS applications. Please note that the extracted graphene-FED mobilities exceed the silicon universal mobility over the entire measured range of E eff = 0 to 1 MV/cm, particularly in the case of holes. In comparison with the ultrathin body SOI transistors, the values are even more encouraging. Here, the hole mobility has been found to drop below µ h ∼ 60 cm 2 /V · s in t Si = 3.7 nm films [15] , [16] , and electron mobility has been found to drop below µ e = 70 cm 2 /V · s in t Si = 2.5 nm films [17] both in (100) silicon at room temperature.
The top-gate transfer characteristics of the Graphene-FED are shown in Fig. 3 for three different back-gate fields E bg . The drain current I d is clearly modulated by the top-gate field E tg . For the increasing negative top-gate fields, a constant increase in the hole current is observed. For the positive topgate fields, however, there is a distinct plateau between ∼0.1 and ∼0.4 MV/cm, presumably due to the oxide defects. The back-gate field E bg induces an offset of the top-gate transfer characteristics without changing the ambipolar signature. This is attributed rather to the series resistance modulation in the graphene leads next to the top gate rather than the modulation of the FED channel resistivity alone.
IV. CONCLUSION
In this letter, the top-gated transistor-like FEDs manufactured from monolayer graphene are investigated-to the best of our knowledge-for the first time. Compared to the pseudo-MOS structures with uncovered graphene, an additional "standard" transistor gate with SiO 2 dielectric reduces the electron and hole mobility. Despite the limiting effect of the top-gate electrode, carrier mobilities have been extracted that clearly exceed the universal mobility in silicon and, even more, the literature data of ultrathin body SOI MOSFETs. Furthermore, the top gate has been used to modulate the drain current, confirming that the field effect resulting from the combined action of top and back gates can be applied to graphene devices. While bandgap tuning [10] , [11] will be mandatory to improve the device characteristics, this letter confirms the impressive potential of graphene for future electronic devices.
